替代方案

verible

chipsalliance/verible

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

标签

  • analysis
  • formatter
  • hacktoberfest
  • language-server-protocol
  • lexer
  • linter
  • lsp-server
  • parser