A scalable FPGA networking stack offering TCP/IP and RoCEv2 HLS cores with AXI-Stream interfaces for hardware designs.